

SANYO Semiconductors **DATA SHEET**

LC87F7J32A — CMOS IC FROM 32K byte, RAM 1024 byte on-chip 8-bit 1-chip Microcontroller

Overview

The SANYO LC87F7J32A is an 8-bit microcomputer that, centered around a CPU running at a minimum bus cycle time of 83.3ns, integrates on a single chip a number of hardware features such as 32K-byte flash ROM (onboard programmable), 1024-byte RAM, an on-chip debugger, a LCD controller/driver, sophisticated 16-bit timer/counter (may be divided into 8-bit timers), a 16-bit timer/counter (may be divided into 8-bit timers), a base timer serving as a time-of-day clock, a day and time counter, a synchronous SIO interface (with automatic block transmission/reception capabilities), an asynchronous/synchronous SIO interface, a UART interface (full duplex), two 12-bit PWM channels, a 12-bit/8-bit 10-channel AD converter, remote control receive function, a high-speed clock counter, a system clock frequency divider, an internal reset and a 25-source 10-vector interrupt feature.

Features

- •Flash ROM
 - Capable of on-board-programming with wide range, 3.0 to 5.5V, of voltage souce
 - Block-erasable in 128-byte units
 - 32768×8 bits
- •RAM
 - 1024×9 bits
- Minimum Bus Cycle Time
 - 83.3ns (12MHz)
 125ns (8MHz)
 250ns (4MHz)
 VDD=3.0 to 5.5V
 VDD=2.5 to 5.5V
 VDD=2.2 to 5.5V

Note: The bus cycle time here refers to the ROM read speed.

- Minimum Instruction Cycle Time (tCYC)
 - 250ns (12MHz)
 375ns (8MHz)
 750ns (4MHz)
 VDD=3.0 to 5.5V
 VDD=2.5 to 5.5V
 VDD=2.2 to 5.5V

SANYO Semiconductor Co., Ltd.

^{*} This product is licensed from Silicon Storage Technology, Inc. (USA), and manufactured and sold by SANYO Semiconductor Co., Ltd.

Ports

• Normal withstand voltage I/O ports

Ports whose I/O direction can be designated in 1 bit units 15 (P1n, P30 to P31, P70 to P73, XT2)

Ports whose I/O direction can be designated in 4 bit units 8 (P0n)

(When N-channel open drain output is selected, data can be input in bit units.)

• Normal withstand voltage input port 1 (XT1)

• LCD ports

Segment output 24 (S00 to S23)
Common output 4 (COM0 to COM3)

Bias terminals for LCD driver 3 (V1 to V3)

Other functions

Input/output ports 24 (PAn, PBn, PCn,)

Input ports 7 (PLn)

• Dedicated oscillator ports 2 (CF1, CF2)

• Reset pin 1 (RES)

• Power pins 6 (V_{SS}1 to V_{SS}3, V_{DD}1 to V_{DD}3)

LCD Controller

- 1) Seven display modes are available (static, 1/2, 1/3, 1/4 duty \times 1/2, 1/3 bias)
- 2) Segment output and common output can be switched to general-purpose input/output ports

Timers

• Timer 0: 16-bit timer/counter with two capture registers.

Mode 0: 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers) \times 2 channels

Mode 1: 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers)

+ 8-bit counter (with two 8-bit capture registers)

Mode 2: 16-bit timer with an 8-bit programmable prescaler (with two 16-bit capture registers)

Mode 3: 16-bit counter (with two 16-bit capture registers)

• Timer 1: 16-bit timer that supports PWM/toggle outputs

Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs)

+ 8-bit timer/counter with an 8-bit prescaler (with toggle outputs)

Mode 1: 8-bit PWM with an 8-bit prescaler × 2 channels

Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs)

(toggle outputs also possible from the lower-order 8 bits)

Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs)

(The lower-order 8 bits can be used as PWM.)

- Timer 4: 8-bit timer with a 6-bit prescaler
- Timer 5: 8-bit timer with a 6-bit prescaler
- Timer 6: 8-bit timer with a 6-bit prescaler (with toggle output)
- Timer 7: 8-bit timer with a 6-bit prescaler (with toggle output)
- Timer 8: 16-bit timer

Mode 0: 8-bit timer with an 8-bit prescaler \times 2 channels (with toggle output)

Mode 1: 16-bit timer with an 8-bit prescaler (with toggle output)

- Base timer
 - 1) The clock is selectable from the subclock (32.768kHz crystal oscillation), system clock, and timer 0 prescaler output.
 - 2) Interrupts programmable in 5 different time schemes
- Day and time counter
 - 1) Using with a base timer, it can be used as 65000 day + minute + second counter.

High-speed Clock Counter

- 1) Can count clocks with a maximum clock rate of 20MHz (at a main clock of 10MHz).
- 2) Can generate output real-time.

•SIO

- SIO0: 8-bit synchronous serial interface
 - 1) LSB first/MSB first mode selectable
 - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle = 4/3 tCYC)
 - 3) Automatic continuous data transmission (1 to 256 bits specifiable in 1-bit units, suspension and resumption of data transmission possible in 1-byte units)
- SIO1: 8-bit asynchronous/synchronous serial interface
 - Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)
 - Mode 1: Asynchronous serial I/O (half-duplex, 8-data bits, 1-stop bit, 8 to 2048 tCYC baudrates)
 - Mode 2: Bus mode 1 (start bit, 8-data bits, 2 to 512 tCYC transfer clocks)
 - Mode 3: Bus mode 2 (start detect, 8-data bits, stop detect)

•UART

- Full duplex
- 7/8/9 bit data bits selectable
- 1 stop bit (2-bit in continuous data transmission)
- Built-in baudrate generator
- •AD Converter: 12-bits/8-bits × 12 channels
 - 12 bits/8 bits AD converter resolution selectable
- •PWM: Multi frequency 12-bit PWM × 2 channels
- •Infrared Remote Control Receiver Circuit
 - Noise reduction function
 (noise filter time constant: Approx. 120μs, when the 32.768kHz crystal oscillator is selected as the reference
 voltage source.)
 - 2) Supports data encoding systems such as PPM (Pulse Position Modulation) and Manchester encoding
 - 3) X'tal HOLD mode release function
- Watchdog Timer
 - External RC watchdog timer
 - Basetimer watchdog timer
 - Interrupt and reset signals selectable
- Clock Output Function
 - 1) Able to output selected oscillation clock 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64 as system clock.
 - 2) Able to output oscillation clock of sub clock.

Interrupts

- 25 sources, 10 vector addresses
 - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
 - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INT0
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4/remote control receiver
4	0001BH	H or L	INT3/INT5/BT0/BT1
5	00023H	H or L	ТОН
6	0002BH	H or L	T1L/T1H
7	00033H	H or L	SIO0/UART1 receive
8	0003BH	H or L	SIO1/UART1 transmit
9	00043H	H or L	ADC//T6/T7/PWM4/PWM5
10	0004BH	H or L	Port 0/T4/T5

- Priority levels X > H > L
- Of interrupts of the same level, the one with the smallest vector address takes precedence.
- IFLG (List of interrupt source flag function)
 - 1) Shows a list of interrupt source flags that caused a branching to a particular vector address (shown in the diagram above).
- •Subroutine Stack Levels: 512 levels (The stack is allocated in RAM.)
- High-speed Multiplication/Division Instructions

16 bits × 8 bits
24 bits × 16 bits
16 bits ÷ 8 bits
24 bits ÷ 16 bits
16 bits ÷ 16 bits
17 tCYC execution time
18 tCYC execution time
19 tCYC execution time
10 tCYC execution time
11 tCYC execution time
12 tCYC execution time

Oscillation Circuits

• RC oscillation circuit (internal): For system clock

• CF oscillation circuit: For system clock, with internal Rf

• Crystal oscillation circuit: For low-speed system clock, with internal Rf

- Frequency variable RC oscillation circuit (internal): For system clock
 - 1) Adjustable in $\pm 4\%$ (typ) step from a selected center frequency.
 - 2) Measures oscillation clock using a input signal from XT1 as a reference.
- System Clock Divider Function
 - Can run on low current.
 - The minimum instruction cycle selectable from 300ns, 600ns, 1.2μs, 2.4μs, 4.8μs, 9.6μs, 19.2μs, 38.4μs, and 76.8μs (at a main clock rate of 10MHz).
- Internal Reset Function
 - Power-On-Reset (POR) function
 - 1) POR resets the system when the power supply voltage is applied.
 - 2) POR release level is selectable from 4 levels (2.07V, 2.37V, 2.87V, 4.35V) by option.
 - Low Voltage Detection reset (LVD) function
 - 1) LVD used with POR resets the system when the supply voltage is applied and when it is lowered.
 - 2) LVD function is selectable from enable/disable and the reset level is selectable from 3 levels (2.31V, 2.81V, 4.28V) by option.

Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation. (Some parts of the serial transfer function stops operation)
 - 1) Oscillation is not halted automatically.
 - 2) Canceled by a system reset or occurrence of an interrupt
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
 - 1) The CF, RC, X'tal, and frequency variable RC oscillators automatically stop operation.
 - 2) There are three ways of resetting the HOLD mode.
 - (1) Setting the reset pin to the low level
 - (2) Setting at least one of the INT0, INT1, INT2, INT4, and INT5, pins to the specified level
 - (3) Having an interrupt source established at port 0
- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer and the remote control circuit.
 - 1) The CF, RC, and frequency variable RC oscillators automatically stop operation
 - 2) The state of crystal oscillation established when the X'tal HOLD mode is entered is retained.
 - 3) There are five ways of resetting the X'tal HOLD mode.
 - (1) Setting the reset pin to the low level
 - (2) Setting at least one of the INT0, INT1, INT2, INT4, and INT5 pins to the specified level
 - (3) Having an interrupt source established at port 0
 - (4) Having an interrupt source established in the base timer circuit
 - (5) Having an interrupt source established in the infrared remote control receiver circuit

On-chip Debugger

• Supports software debugging with the IC mounted on the target board.

Package Form

QIP64E(14×14): Lead-free type
TQFP64J(10×10): Lead-free type

Development Tools

• On-chip debugger: TCB87-TypeB + LC87F7J32A

•Flash ROM Programming Board

Package	Programming boards
QIP64E(14×14)	W87F50256Q
TQFP64J(10×10)	W87F57256SQ

•Flash ROM Programmer


Maker	Model		Supported Version (Note)	Device
Flash Support Group, Inc.	Single	AF9708/AF9709/ AF9709B	After 0x.xx	
(Formerly Ando Electric Co., Ltd.)	0	AF9723 (Main body)	After 0x.xx	
	Gang	AF9833 (Unit)	After 0x.xx	
SANYO	SKK (SANYO FWS)		After x.xxA	LC87F7J32A

Note: Please check the latest version.

- •Same Package and Pin Assignment as Mask ROM Version.
 - 1) LC877J00 series options can be set by using flash ROM data. Thus the board used for mass production can be used for debugging and evaluation without modifications.
 - 2) If the program for the mask ROM version is used, the usable ROM/RAM capacity is the same as the mask ROM version.

Package Dimensions


unit : mm (typ)




Package Dimensions

unit: mm (typ)

3310



Pin Assignment




SANYO: QIP64E(14×14) "Lead-free Type" SANYO: TQFP64J(10×14) "Lead-free Type"

PIN No.	NAME
1	P12/SCK0
2	P13/SO1
3	P14/SI1/SB1
4	P15/SCK1
5	P16/T1PWML
6	P17/T1PWMH/BUZ
7	P30/INT4/T1IN/T0LCP1/PWM4
8	P31/INT5/T1IN/T0HCP1/PWM5
9	V _{DD} 2
10	V _{SS} 2
11	P00/AN3
12	P01/AN4
13	P02/AN5
14	P03/AN6
15	P04/AN7
16	P05/CKO
17	P06/T6O
18	P07/T7O
19	S0/PA0/UTX1
20	S1/PA1/URX1
21	S2/PA2
22	S3/PA3
23	S4/PA4
24	S5/PA5
25	S6/PA6
26	S7/PA7
27	S8/PB0
28	S9/PB1
29	S10/PB2
30	S11/PB3
31	S12/PB4
32	S13/PB5

PIN No.	NAME
33	S14/PB6
34	S15/PB7
35	V _{SS} 3
36	V _{DD} 3
37	S16/PC0
38	S17/PC1
39	S18/PC2
40	S19/PC3
41	S20/PC4
42	S21/PC5
43	S22/PC6
44	S23/PC7
45	COM0/PL0
46	COM1/PL1
47	COM2/PL2
48	COM3/PL3
49	P70/INT0/T0LCP/AN8
50	P71/INT1/T0HCP/AN9
51	P72/INT2/T0IN
52	P73/INT3/T0IN
53	RES
54	XT1/AN10
55	XT2/AN11
56	V _{SS} 1
57	CF1
58	CF2
59	V _{DD} 1
60	V1/PL4/AN0/DBGP0
61	V2/PL5/AN1/DBGP1
62	V3/PL6/AN2/DBGP2
63	P10/SO0
64	P11/SI0/SB0

System Block Diagram



Pin Description

Pin Name	I/O			De:	scription			Option
V _{SS} 1	-	- power supply	pin					No
V_{SS}^2								
V _{SS} 3								
V_{DD} 1	-	+ power supply	pin					No
√ _{DD} 2								
√ _{DD} 3								
PORT0	I/O	• 8-bit I/O port						Yes
P00 to P07		I/O specifiable	e in 4-bit units					
		 Pull-up resisto 	ors can be turned	d on and off in 4-	bit units.			
		 Input for HOL 	D release					
		Input for port	0 interrupt					
		 Shared pins 						
			D converter inpu					
		P05: Clock ou	tput (system clo	ck/can selected f	rom sub clock)			
		P06: Timer 6						
		P07: Timer 7	toggle output					
PORT1	I/O	8-bit I/O port						Yes
P10 to P17		I/O specifiable						
		·	ors can be turned	d on and off in 1-	bit units.			
		Shared pins						
		P10: SIO0 dat	•					
			ta input/bus I/O					
		P12: SIO0 clo						
		P13: SIO1 dat	ta input/bus I/O					
		P14: SIO1 da	•					
		P16: Timer 1F						
			PWMH output/be	ener outnut				
PORT3	I/O	• 2-bit I/O port	vvivii i oatpat/be	oper output				Yes
	- "0	I/O specifiable	e in 1-bit units					100
P30 to P31		-		d on and off in 1-	bit units.			
		Shared pins						
		P30: INT4 inp	ut/HOLD release	e input/timer 1 ev	ent input/timer 0	L capture input/P	WM4	
				-		L capture input/P L capture input/P		
			ut/HOLD release	-				
		P31: INT5 inp	ut/HOLD release	-	ent input/timer 0			
		P31: INT5 inp	ut/HOLD release	-	ent input/timer 0			
		P31: INT5 inp • Interrupt ackn	ut/HOLD release owledge type Rising	Falling	ent input/timer 0l Rising & Falling	L capture input/P	L level	
		P31: INT5 inp • Interrupt ackn	ut/HOLD release owledge type Rising enable	Falling enable	ent input/timer 0l Rising & Falling enable	L capture input/P H level disable	L level	
		P31: INT5 inp • Interrupt ackn	ut/HOLD release owledge type Rising	Falling	ent input/timer 0l Rising & Falling	L capture input/P	L level	
PORT7	I/O	P31: INT5 inp • Interrupt ackn	ut/HOLD release owledge type Rising enable	Falling enable	ent input/timer 0l Rising & Falling enable	L capture input/P H level disable	L level	No
	1/0	P31: INT5 inp • Interrupt ackn INT4 INT5	ut/HOLD release owledge type Rising enable enable	Falling enable	ent input/timer 0l Rising & Falling enable	L capture input/P H level disable	L level	No
	1/0	P31: INT5 inp • Interrupt ackn INT4 INT5 • 4-bit I/O port • I/O specifiable	ut/HOLD release owledge type Rising enable enable	Falling enable	Rising & Falling enable enable	L capture input/P H level disable	L level	No
	I/O	P31: INT5 inp Interrupt ackn INT4 INT5 4-bit I/O port I/O specifiable Pull-up resiste Shared pins	ut/HOLD release owledge type Rising enable enable e in 1-bit units ors can be turned	Falling enable enable d on and off in 1-	Rising & Falling enable enable	H level disable disable	L level disable disable	No
	I/O	P31: INT5 inp • Interrupt ackn INT4 INT5 • 4-bit I/O port • I/O specifiable • Pull-up resiste • Shared pins P70: INT0 inp	ut/HOLD release owledge type Rising enable enable e in 1-bit units ors can be turned	Falling enable enable d on and off in 1-	Rising & Falling enable enable bit units.	L capture input/P H level disable	L level disable disable	No
	I/O	P31: INT5 inp • Interrupt ackn INT4 INT5 • 4-bit I/O port • I/O specifiable • Pull-up resiste • Shared pins P70: INT0 inp P71: INT1 inp	ut/HOLD release owledge type Rising enable enable e in 1-bit units ors can be turned ut/HOLD release ut/HOLD release	Falling enable enable d on and off in 1- e input/timer 0L ce input/timer 0H ce	Rising & Falling enable enable enable bit units.	H level disable disable	L level disable disable	No
	I/O	P31: INT5 inp Interrupt ackn INT4 INT5 4-bit I/O port I/O specifiable Pull-up resiste Shared pins P70: INT0 inp P71: INT1 inp P72: INT2 inp	ut/HOLD release owledge type Rising enable enable ein 1-bit units ors can be turned ut/HOLD release ut/HOLD release ut/HOLD release	Falling enable enable d on and off in 1- e input/timer 0L c e input/timer 0H c e input/timer 0 ev	Rising & Falling enable enable enable bit units.	H level disable disable	L level disable disable	No
	I/O	P31: INT5 inp Interrupt ackn INT4 INT5 4-bit I/O port I/O specifiable Pull-up resiste Shared pins P70: INT0 inp P71: INT1 inp P72: INT2 inp high specifiable	ut/HOLD release owledge type Rising enable enable e in 1-bit units ors can be turned ut/HOLD release ut/HOLD release ed clock counter	Falling enable enable d on and off in 1- e input/timer 0L ce input/timer 0L ce input/timer 0 ev input/timer 0 ev	Rising & Falling enable enable bit units. apture input/wate apture input/ent input/timer 0	H level disable disable disable chdog timer output/	L level disable disable	No
	I/O	P31: INT5 inp Interrupt ackn INT4 INT5 4-bit I/O port I/O specifiable Pull-up resiste Shared pins P70: INT0 inp P71: INT1 inp P72: INT2 inp high spec	ut/HOLD release owledge type Rising enable enable in 1-bit units ors can be turned ut/HOLD release ut/HOLD release ut/HOLD release ed clock counter ut (with noise filt	Falling enable enable d on and off in 1- e input/timer 0L ce input/timer 0H ce input/timer 0 evi input en)/timer 0 event	Rising & Falling enable enable bit units. apture input/wate apture input/ent input/timer 0	H level disable disable disable chdog timer output/	L level disable disable	No
	I/O	P31: INT5 inp Interrupt ackn INT4 INT5 4-bit I/O port I/O specifiable Pull-up resiste Shared pins P70: INT0 inp P71: INT1 inp P72: INT2 inp high spec	ut/HOLD release owledge type Rising enable enable ein 1-bit units ors can be turned ut/HOLD release	Falling enable enable d on and off in 1- e input/timer 0L ce input/timer 0 event input enable enable	Rising & Falling enable enable bit units. apture input/wate capture input input/timer 0H capture input/timer 0H c	H level disable disable disable chdog timer output/	L level disable disable	No
	I/O	P31: INT5 inp Interrupt ackn INT4 INT5 4-bit I/O port I/O specifiable Pull-up resiste Shared pins P70: INT0 inp P71: INT1 inp P72: INT2 inp high spec P73: INT3 inp remote c AD converter in	ut/HOLD release owledge type Rising enable enable e in 1-bit units ors can be turned ut/HOLD release ut/HOLD release ed clock counter ut (with noise filt control receiver in uput ports: AN8 (Falling enable enable d on and off in 1- e input/timer 0L ce input/timer 0H ce input/timer 0 evi input en)/timer 0 event	Rising & Falling enable enable bit units. apture input/wate capture input input/timer 0H capture input/timer 0H c	H level disable disable disable chdog timer output/	L level disable disable	No
	I/O	P31: INT5 inp Interrupt ackn INT4 INT5 4-bit I/O port I/O specifiable Pull-up resiste Shared pins P70: INT0 inp P71: INT1 inp P72: INT2 inp high spec	ut/HOLD release owledge type Rising enable enable e in 1-bit units ors can be turned ut/HOLD release ut/HOLD release ed clock counter ut (with noise filt control receiver in uput ports: AN8 (Falling enable enable d on and off in 1- e input/timer 0L ce input/timer 0 event input enable enable	Rising & Falling enable enable bit units. apture input/wate capture input input/timer 0H capture input/timer 0H c	H level disable disable disable chdog timer output/	L level disable disable	No
	I/O	P31: INT5 inp Interrupt ackn INT4 INT5 4-bit I/O port I/O specifiable Pull-up resiste Shared pins P70: INT0 inp P71: INT1 inp P72: INT2 inp high spec P73: INT3 inp remote c AD converter in	ut/HOLD release owledge type Rising enable enable ein 1-bit units ors can be turned ut/HOLD release ut/HOLD release ed clock counter ut (with noise filt control receiver in put ports: AN8 (owledge type	Falling enable enable d on and off in 1- e input/timer 0L c e input/timer 0H c e input/timer 0 ev input er)/timer 0 event nput P70), AN9 (P71)	Rising & Falling enable enable bit units. apture input/wate capture input input/timer 0H capture input/timer 0H c	H level disable disable chdog timer output L capture input/	L level disable disable	No
	I/O	P31: INT5 inp Interrupt ackn INT4 INT5 4-bit I/O port I/O specifiable Pull-up resiste Shared pins P70: INT0 inp P71: INT1 inp P72: INT2 inp high spec P73: INT3 inp remote c AD converter in	ut/HOLD release owledge type Rising enable enable e in 1-bit units ors can be turned ut/HOLD release ut/HOLD release ed clock counter ut (with noise filt control receiver in uput ports: AN8 (Falling enable enable d on and off in 1- e input/timer 0L ce input/timer 0 event input enable enable	Rising & Falling enable	H level disable disable disable chdog timer output/	L level disable disable	No
	I/O	P31: INT5 inp Interrupt ackn INT4 INT5 4-bit I/O port I/O specifiable Pull-up resiste Shared pins P70: INT0 inp P71: INT1 inp P72: INT2 inp high spec P73: INT3 inp remote c AD converter in	ut/HOLD release owledge type Rising enable enable ein 1-bit units ors can be turned ut/HOLD release ut/HOLD release ed clock counter ut (with noise filt control receiver in put ports: AN8 (owledge type	Falling enable enable d on and off in 1- e input/timer 0L c e input/timer 0H c e input/timer 0 ev input er)/timer 0 event nput P70), AN9 (P71)	Rising & Falling enable	H level disable disable chdog timer output L capture input/	L level disable disable	No
	I/O	P31: INT5 inp Interrupt ackn INT4 INT5 4-bit I/O port I/O specifiable Pull-up resiste Shared pins P70: INT0 inp P71: INT1 inp P72: INT2 inp high spec P73: INT3 inp remote c AD converter ir Interrupt ackn	ut/HOLD release owledge type Rising enable enable ein 1-bit units ors can be turned ut/HOLD release ut/HOLD release ut/HOLD release ut/HOLD release ed clock counter ut (with noise filt control receiver in put ports: AN8 (owledge type Rising	Falling enable enable d on and off in 1- e input/timer 0L ce input/timer 0H ce input/timer 0 ev input er)/timer 0 event aput P70), AN9 (P71)	Rising & Falling enable enable bit units. apture input/wate eapture input/ input/timer 0H calling Rising & Falling	H level disable disable chdog timer output L capture input/	L level disable disable disable	No
PORT7 P70 to P73	I/O	P31: INT5 inp Interrupt ackn INT4 INT5 4-bit I/O port I/O specifiable Pull-up resiste Shared pins P70: INT0 inp P71: INT1 inp P72: INT2 inp high spec P73: INT3 inp remote c AD converter in Interrupt ackn	ut/HOLD release owledge type Rising enable enable ein 1-bit units ors can be turned ut/HOLD release ut/HOLD release ed clock counter ut (with noise filt control receiver in put ports: AN8 (owledge type Rising enable	Falling enable enable d on and off in 1- e input/timer 0L c e input/timer 0H c e input/timer 0 ev input er)/timer 0 event nput P70), AN9 (P71) Falling enable	Rising & Falling enable enable bit units. apture input/wate apture input ent input/timer 0H calling Rising & Falling disable	H level disable disable chdog timer output L capture input/ apture input/ H level enable	L level disable disable ut L level enable	No

Continued on next page.

Continued from preceding page.

Pin Name	I/O	Description	Option
S0/PA0 to	I/O	Segment output for LCD	No
S7/PA7		Can be used as general-purpose I/O port (PA)	
S8/PB0 to	I/O	Segment output for LCD	No
S15/PB7		Can be used as general-purpose I/O port (PB)	
S16/PC0 to	I/O	Segment output for LCD	No
S23/PC7		Can be used as general-purpose I/O port (PC)	
COM0/PL0 to	I/O	Common output for LCD	No
COM3/PL3		Can be used as general-purpose input port (PL)	
V1/PL4 to	I/O	LCD output bias power supply	No
V3/PL7		Can be used as general-purpose input port (PL)	
		Shared pins	
		AD converter input ports: AN0 (V1) to AN2 (V3)	
		On-chip debugger pins: DBGP0 (V1) to DBGP2 (V3)	
RES	Input	Reset pin	No
XT1	Input	32.768kHz crystal oscillator input pin	No
		Shared pins	
		General-purpose input port	
		AD converter input port: AN10	
		Must be connected to V _{DD} 1 if not to be used.	
XT2	I/O	32.768kHz crystal oscillator output pin	No
		Shared pins	
		General-purpose I/O port	
		AD converter input port: AN11	
		Must be set for oscillation and kept open if not to be used.	
CF1	Input	Ceramic resonator input pin	No
CF2	Output	Ceramic resonator output pin	No

Port Output Types


The table below lists the types of port outputs and the presence/absence of a pull-up resistor.

Data can be read into any input port even if it is in the output mode.

Port Name	Option Selected in Units of	Option Type	Output Type	Pull-up Resistor
P00 to P07	1 bit	1 CMOS		Programmable (Note)
		2	N-channel open drain	No
P10 to P17	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
P30 to P31	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
P70	-	No	N-channel open drain	Programmable
P71 to P73	-	No	CMOS	Programmable
S0/PA0 to S23/PC7	-	No	CMOS	Programmable
COM0/PL0 to COM3/PL3	-	No	Input only	No
V1/PL4 to V3/PL6	-	No	Input only	No
XT1	-	No	Input for 32.768 kHz crystal	No
XT2	-	No	oscillator (Input only) Output for 32.768kHz crystal oscillator (Nch-open drain when in general-purpose output mode)	No

Note1: Programmable pull-up resistors for port 0 are controlled in 4 bit units (P00 to 03, P04 to 07).

*1 Connect the IC as shown below to minimize the noise input to the $V_{DD}1$ pin. Be sure to electrically short the $V_{SS}1$, $V_{SS}2$, and $V_{SS}3$ pins.



*2 The internal memory is sustained by V_{DD}1. If none of V_{DD}2 and V_{DD}3 are backed up, the high level output at the ports are unstable in the HOLD backup mode, allowing through current to flow into the input buffer and thus shortening the backup time.

Make sure that the port outputs are held at the low level in the HOLD backup mode.

Absolute Maximum Ratings at Ta = 25°C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

	Parameter	Symbol	Pin/Remarks	Conditions	Vpp[\/]	min	Specifi typ	cation max	unit
	ximum supply	V _{DD} max	V _{DD} 1, V _{DD} 2,	V _{DD} 1=V _{DD} 2=V _{DD} 3	V _{DD} [V]	-0.3	ιγγ	+6.5	uiiit
	rage oply voltage for	VLCD	V _{DD} 3 V1/PL4, V2/PL5, V3/PL6	V _{DD} 1=V _{DD} 2=V _{DD} 3		-0.3		V _{DD}	
	ut voltage	V _I (1)	Port L XT1, CF1, RES			-0.3		V _{DD} +0.3	٧
•	ut/output age	V _{IO} (1)	Port 0, 1, 3, 7 Port A, B, C XT2			-0.3		V _{DD} +0.3	
	Peak output current	IOPH(1)	Ports 0, 1 Ports A, B, C	CMOS output selected Current at each pin		-10			
		IOPH(2)	Port 3	CMOS output selected Current at each pin		-20			
	IOPH(3)	Port 71 to 73	Current at each pin		-5				
	Mean output current	IOMH(1)	Ports 0, 1 Ports A, B, C	CMOS output selected Current at each pin		-7.5			
nign ievel output current	(Note 1-1)	IOMH(2)	Port 3	CMOS output selected Current at each pin		-15			
o Ind		IOMH(3)	Ports 71 to 73	Current at each pin		-3			
no	Total output	ΣΙΟΑΗ(1)	Ports 71 to 73	Total of all pins		-5			
D > D	current	ΣΙΟΑΗ(2)	Port 1	Total of all pins		-20			
6		ΣΙΟΑΗ(3)	Ports 1, 71 to 73	Total of all pins		-20			
-		ΣΙΟΑΗ(4)	Port 3	Total of all pins		-25			
		ΣΙΟΑΗ(5)	Port 0	Total of all pins		-20			
		ΣΙΟΑΗ(6)	Ports 0, 3	Total of all pins		-40			
		ΣΙΟΑΗ(7)	Ports A, B	Total of all pins					
		ΣΙΟΑΗ(8)	Port C	Total of all pins		-25			
		ΣΙΟΑΗ(9)	Ports A, B, C	Total of all pins		-20 -10			mA
	Peak output current	IOPL(1)	Ports 0, 1 Ports A, B, C	Current at each pin		-10		20	
	current	IOPL(2)	Port 3	Current at each pin				30	
		IOPL(3)	Ports 7, XT2	Current at each pin				10	
Ì	Mean output	IOML(1)	Ports 0, 1 Ports A, B, C	Current at each pin				15	
iei	(Note 1-1)	IOML(2)	Port 3	Current at each pin				20	
	,	IOML(3)	Ports 7, XT2	Current at each pin				7.5	
FOW IGNE! Output cut	Total output	ΣΙΟΑL(1)	Ports 7, XT2	Total of all pins				15	
3	current	ΣΙΟΑL(2)	Ports 1	Total of all pins				40	
2		ΣΙΟΑL(3)	Ports 1, 7, XT2	Total of all pins				50	
2		ΣΙΟΑL(4)	Port 3	Total of all pins				45	
		ΣΙΟΑL(4)	Port 0	Total of all pins				45	1
		ΣΙΟΑL(5)	Ports 0, 3	Total of all pins				80	
		ΣΙΟΑL(7)	Ports A, B	Total of all pins				45	1
		ΣΙΟΑL(7) ΣΙΟΑL(8)	Port C	Total of all pins				45	
		ΣIOAL(8)	Ports A, B, C	Total of all pins					
ا ۲	wer dissipation	Pd max	QIP64E(14×14)	Ta=-40 to +85°C				80	
-01	wei uissipaliun	Fullidx	TQFP64J(10×10)	Ta=-40 to +85°C				298	mW
•	erating ambient	Topr	, ,			-40		+85	
		†	†	1	1				°C

Note 1-1: The mean output current is a mean value measured over 100ms.

Allowable Operating Condtions at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

D	r Cumhal	Dia/Danasalas	O a malikia ma			Specif	ication	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Operating	V _{DD} (1)	V _{DD} 1=V _{DD} 2=V _{DD} 3	0-237μs≤tCYC≤200μs		3.0		5.5	
supply voltage			0-356μs≤tCYC≤200μs		2.5		5.5	
(Note 2-1)			0-712μs≤tCYC≤200μs		2.2		5.5	
Memory sustaining supply voltage	VHD	V _{DD} 1=V _{DD} 2=V _{DD} 3	RAM and register contents sustained in HOLD mode		2.0		5.5	
High level input voltage	V _{IH} (1)	• Ports 0, 3 • Ports A, B, C • Port L	Output disabled	2.2 to 5.5	0.3V _{DD} +0.7		V _{DD}	
	V _{IH} (2)	Port 1Ports 71 to 73Port 70 port input/ interrupt side	Output disabled When INT1VTSL=0 (P71only)	2.2 to 5.5	0.3V _{DD} +0.7		V _{DD}	
	V _{IH} (3)	Port 71 interrupt side	Output disabled When INT1VTSL=1	2.2 to 5.5	0.85V _{DD}		V _{DD}	
	V _{IH} (4)	Port 70 watchdog timer side	Output disabled	2.2 to 5.5	0.9V _{DD}		V _{DD}	V
	V _{IH} (5)	XT1, XT2, CF1, RES		2.2 to 5.5	0.75V _{DD}		V _{DD}	
Low level input voltage	V _{IL} (1)	Ports 0, 3Ports A, B, C	Output disabled	4.0 to 5.5	V _{SS}		0.15V _{DD} +0.4	
		• Port L		2.2 to 4.0	VSS		0.2V _{DD}	
	VIL(2)	Port 1Ports 71 to 73	Output disabled When INT1VTSL=0	4.0 to 5.5	V _{SS}		0.1V _{DD} +0.4	
		Port 70 port input/interrupt side	(P71 only)	2.2 to 4.0	V _{SS}		0.2V _{DD}	
	V _{IL} (3)	Port 71 interrupt side	Output disabled When INT1VTSL=1	2.2 to 5.5	V _{SS}		0.45V _{DD}	
	V _{IL} (4)	Port 70 watchdog timer side		2.2 to 5.5	V _{SS}		0.8V _{DD} -1.0	
	V _{IL} (5)	XT1, XT2, CF1, RES		2.2 to 5.5	V _{SS}		0.25V _{DD}	
Instruction cycle	tCYC			3.0 to 5.5	0.237		200	
time				2.5 to 5.5	0.356		200	μs
(Note 2-2)				2.2 to 5.5	0.712		200	
External system clock frequency	FEXCF(1)	CF1	CF2 pin open System clock frequency	3.0 to 5.5	0.1		12	
			division ratio=1/1 • External system clock	2.5 to 5.5	0.1		8	
			DUTY=50±5%	2.2 to 5.5	0.1		4	MHz
			CF2 pin open	3.0 to 5.5	0.2		24.4	
			System clock frequency division ratio=1/2	2.5 to 5.5	0.2		16	
			uivision ratio=1/2	2.2 to 5.5	0.2		8	

Note 2-1: V_{DD} must be held greater than or equal to 3.0V in the flash ROM onboard programming mode.

Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Symbol Pin/Remarks Conditions	Conditions			Specification			
Farameter	Symbol		Conditions	$V_{DD}[V]$	min	typ	max	unit	
Oscillation frequency	FmCF(1)	CF1, CF2	12MHz ceramic oscillation See figure 1.	3.0 to 5.5		12			
range (Note 2-3)	FmCF(2)	CF1, CF2	8MHz ceramic oscillation See figure 1.	2.5 to 5.5		8			
	FmCF(3)	CF1, CF2	4MHz ceramic oscillation See figure 1.	2.2 to 5.5		4			
	FmRC		Internal RC oscillation	2.2 to 5.5	0.3	1.0	2.0		
	FmVMRC(1)		 Frequency variable RC source oscillation When VMRAJ2 to 0=4, VMFAJ2 to 0=0, VMSL4M=0 	2.2 to 5.5		10		MHz	
	FmVMRC(2)		 Frequency variable RC source oscillation When VMRAJ2 to 0=4, VMFAJ2 to 0=0, VMSL4M=1 	2.2 to 5.5		4			
	FsX'tal	XT1, XT2	32.768kHz crystal oscillation See figure 2.	2.2 to 5.5		32.768		kHz	
Frequency	OpVMRC(1)		When VMSL4M=0	2.2 to 5.5	8	10	12		
variable RC oscillation usable range	OpVMRC(2)		When VMSL4M=1	2.2 to 5.5	3.5	4	4.5	MHz	
Frequency variable RC	VmADJ(1)		Each step of VMRAJn (Wide range)	2.2 to 5.5	8	24	64		
oscillation adjustment range	VmADJ(2)		Each step of VMFAJn (Small range)	2.2 to 5.5	1	4	8	%	

Note 2-3: See Tables 1 and 2 for the oscillation constants.

$\textbf{Electrical Characteristics} \ at \ Ta = -40^{\circ}C \ to \ +85^{\circ}C, \ V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Description	O. male al	Dia /Danasalas	O an disiana			Specific	ation	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
High level input current	I _{IH} (1)	• Ports 0, 1, 3, 7 • Ports A, B, C	Output disabled Pull-up resistor off					
		• Port L	VIN=VDD (including output Tr's off leakage current)	2.2 to 5.5			1	
	I _{IH} (2)	RES	V _{IN} =V _{DD}	2.2 to 5.5			1	
	I _{IH} (3)	XT1, XT2	For input port specification VIN=VDD	2.2 to 5.5			1	
	I _{IH} (4)	CF1	V _{IN} =V _{DD}	2.2 to 5.5			15	
Low level input current	I _{IL} (1)	• Ports 0, 1, 3, 7 • Ports A, B, C • Port L	Output disabled Pull-up resistor off VIN=VSS (including output Tr's off leakage current)	2.2 to 5.5	-1			μΑ
	I _{IL} (2)	RES	V _{IN} =V _{SS}	2.2 to 5.5	-1			
	I _{IL} (3)	XT1, XT2	For input port specification VIN=VSS	2.2 to 5.5	-1			
	IIL(4)	CF1	V _{IN} =V _{SS}	2.2 to 5.5	-15			

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Pin/Remarks	Conditions			Specific	ation	
				V _{DD} [V]	min	typ	max	unit
High level output	V _{OH} (1)	Ports 0, 1	I _{OH} =-1mA	4.5 to 5.5	V _{DD} -1			
voltage	V _{OH} (2)		I _{OH} =-0.4mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (3)		I _{OH} =-0.2mA	2.2 to 5.5	V _{DD} -0.4			
	V _{OH} (4)	Ports 30, 31	I _{OH} =-10mA	4.5 to 5.5	V _{DD} -1.5			
	V _{OH} (5)	_	I _{OH} =-1.6mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (6)		I _{OH} =-1mA	2.2 to 5-5	V _{DD} -0.4			
	V _{OH} (7)	Ports 71 to 73	I _{OH} =-0.4mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (8)		I _{OH} =-0.2mA	2.2 to 5.5	V _{DD} -0.4			
	V _{OH} (9)	Ports A, B, C	I _{OH} =-1mA	4.5 to 5.5	V _{DD} -1			
	V _{OH} (10)		I _{OH} =-0.4mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (11)		I _{OH} =-0.2mA	2.2 to 5.5	V _{DD} -0.4			
Low level output	V _{OL} (1)	Ports 0, 1	I _{OL} =10mA	4.5 to 5.5			1.5	
voltage	V _{OL} (2)	Ports 3	I _{OL} =1.6mA	3.0 to 5.5			0.4	
	V _{OL} (3)	(PWM function output mode)	I _{OL} =1mA	2.2 to 5.5			0.4	V
	V _{OL} (4)	Ports 3	I _{OL} =30mA	4.5 to 5.5			1.5	
	V _{OL} (5)	(Port function output	I _{OL} =5mA	3.0 to 5.5			0.4	
	V _{OL} (6)	mode)	I _{OL} =2.5mA	2.2 to 5.5			0.4	
	V _{OL} (7)	• Port 7	I _{OL} =1.6mA	3.0 to 5.5			0.4	
	V _{OL} (8)	• XT2	I _{OL} =1mA	2.2 to 5.5			0.4	
	V _{OL} (9)	Ports A, B, C	I _{OH} =1.6mA	3.0 to 5.5			0.4	
	V _{OL} (10)	-	I _{OL} =1mA	2.2 to 5.5			0.4	
LCD output voltage deviation	VODLS	S0 to S23	I _O =0mA VLCD, 2/3VLCD, 1/3VLCD level output See Fig. 8.	2.2 to 5.5	0		±0.2	
	VODLC	COM0 to COM3	I _O =0mA VLCD, 2/3VLCD, 1/2VLCD, 1/3VLCD level output See Fig. 8.	2.2 to 5.5	0		±0.2	
LCD bias resistor	RLCD(1)	Resistance per one bias resister	See Fig. 8.	2.2 to 5.5		80		
	RLCD(2)	Resistance per one bias resister 1/2R mode	See Fig. 8.	2.2 to 5.5		40		kΩ
Resistance of	Rpu(1)	Ports 0, 1, 3, 7	V _{OH} =0-9V _{DD}	4.5 to 5.5	15	35	80	
pull-up MOS Tr.	Rpu(2)	Ports A, B, C		2.2 to 5.5	18	50	150	
Hysteresis voltage	VHYS(1)	Ports 1, 7		2.2 to 5.5		0.1V _{DD}		V
Pin capacitance	СР	All pins	For pins other than that under test: V _{IN} =V _{SS} f=1MHz Ta=25°C	2.2 to 5.5		10		pF

Serial I/O Characteristics at Ta = -40 °C to +85 °C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

1. SIO0 Serial I/O Characteristics (Note 4-1-1)

	Parameter		Symbol	Pin/Remarks	Conditions			Speci	fication	
		arameter	Gymbol	1 III/IVeIIIaiks	Conditions	V _{DD} [V]	min	typ	max	unit
		Frequency	tSCK(1)	SCK0(P12)	See Fig. 6.		2			
	×	Low level pulse width	tSCKL(1)				1			
	Input clock	High level pulse width	tSCKH(1)			2.2 to 5.5	1			10)(0
Serial clock	ul		tSCKHA(1)		Continuous data transmission/reception mode See Fig. 6. (Note 4-1-2)		4			tCYC
Serial		Frequency	tSCK(2)	SCK0(P12)	CMOS output selected See Fig. 6.		4/3			
	ck	Low level pulse width	tSCKL(2)					1/2		+00K
	Output clock	High level pulse width	tSCKH(2)			2.2 to 5.5		1/2		tSCK
	g pulse widt		tSCKHA(2)		Continuous data transmission/reception mode CMOS output selected See Fig. 6.		tSCKH(2) +2tCYC		tSCKH(2) +(10/3) tCYC	tCYC
Serial input	Da	ta setup time	tsDI(1)	SB0(P11), SI0(P11)	Must be specified with respect to rising edge of SIOCLK	2.2 to 5.5	0.03			
Serial	Da	ta hold time	thDI(1)		• See Fig. 6.	2.2 to 5.5	0.03			
	Input clock	Output delay time	tdDO(1)	SO0(P10), SB0(P11)	Continuous data transmission/reception mode (Note 4-1-3)	2.2 to 5.5			(1/3)tCYC +0.05	μs
Serial output	Input		tdDO(2)		Synchronous 8-bit mode (Note 4-1-3)	2.2 to 5.5			1tCYC +0.05	
Serie	Output clock		tdDO(3)		(Note 4-1-3)	2.2 to 5.5			(1/3)tCYC +0.15	

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: To use serial-clock-input in continuous trans/rec mode, a time from SIORUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.

2. SIO1 Serial I/O Characteristics (Note 4-2-1)

	D	arameter	Symbol	Pin/Remarks	Conditions			Specif	fication	
	Pi	arameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
	ж	Frequency	tSCK(3)	SCK1(P15)	See Fig.6.		2			
	Input clock	Low level pulse width	tSCKL(3)			2.2 to 5.5	1			tCYC
Serial clock	ıl	High level pulse width	tSCKH(3)				1			icrc
Serial	ck	Frequency	tSCK(4)	SCK1(P15)	CMOS output selected See Fig. 6.		2			
	Output clock	Low level pulse width	tSCKL(4)			2.2 to 5.5		1/2		tSCK
	Ю	High level pulse width	tSCKH(4)					1/2		ISCK
Serial input	Da	ta setup time	tsDI(2)	SB1(P14), SI1(P14)	Must be specified with respect to rising edge of SIOCLK.	2.2 to 5.5	0.03			
Seria	Da	ta hold time	thDI(2)		• See Fig. 6.	2.2 to 5.5	0.03			
Serial output	Ou tim	tput delay e	tdDO(4)	SO1(P13), SB1(P14)	Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.	2.2 to 5.5			(1/3)tCYC +0.05	μѕ

Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

Pulse Input Conditions at Ta = -40°C to +85°C, VSS1 = VSS2 = VSS3 = 0V

	0 1 1	D' (D)	O a life and			Specif	fication	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
High/low level	tPIH(1)	INT0(P70),	Interrupt source flag can be set.					
pulse width	tPIL(1)	INT1(P71),	Event inputs for timer 0 or 1 are					
		INT2(P72)	enabled.	2.2 to 5.5	1			
		INT4(P30),						
		INT5(P31)						
	tPIH(2)	INT3(P73) when noise	Interrupt source flag can be set.					
	tPIL(2)	filter time constant is	Event inputs for timer 0 are	2.2 to 5.5	2			tCYC
		1/1	enabled.					1010
	tPIH(3)	INT3(P73) when noise	Interrupt source flag can be set.					
	tPIL(3)	filter time constant is	Event inputs for timer 0 are	2.2 to 5.5	64			
		1/32	enabled.					
	tPIH(4)	INT3(P73) when noise	Interrupt source flag can be set.					
	tPIL(4)	filter time constant is	Event inputs for timer 0 are	2.2 to 5.5	256			
		1/128	enabled.					
	tPIH(5)	RMIN(P73)	Recognized by the infrared					RMCK
	tPIL(5)		remote controller receiver circuit	2.2 to 5.5	4			(Note5-1)
			as a signal.					(140160-1)
	tPIL(6)	RES	Resetting is enabled.	2.2 to 5.5	200			μs

Note 5-1: Represents the period of the reference clock (1tCYC to 128tCYC or the source frequency of the subclock) for the infrared remote controller receiver circuit

AD Converter Characteristics at $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

<12bits AD Converter Mode at Ta =-40 to +85°C>

Parameter	Symbol	Pin/Remarks	Conditions		Specification				
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit	
Resolution	N	AN0(V1) to		3.0 to 5.5		12		bit	
Absolute accuracy	ET	AN2(V3), AN3(P00) to	(Note 6-1)	3.0 to 5.5			±16	LSB	
Conversion time	TCAD	AN7(P04), AN8(P70),	See Conversion time calculation formulas.	4.0 to 5.5	32		115	μS	
		AN9(P71),	(Note 6-2)	3.0 to 5.5	64		115	μο	
Analog input voltage range	VAIN	AN10(XT1), AN11(XT2)		3.0 to 5.5	V _{SS}		V_{DD}	V	
Analog port	IAINH		VAIN=V _{DD}	3.0 to 5.5			1		
input current	IAINL		VAIN=V _{SS}	3.0 to 5.5	-1			μΑ	

<8bits AD Converter Mode at Ta =-40 to +85°C>

Parameter	Symbol	Pin/Remarks	Conditions		Specification				
Parameter	Symbol	FIII/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit	
Resolution	N	AN0(V1) to		3.0 to 5.5		8		bit	
Absolute accuracy	ET	AN2(V3), AN3(P00) to	(Note 6-1)	3.0 to 5.5			±1.5	LSB	
Conversion	TCAD	AN7(P04),	See Conversion time calculation	4.0 to 5.5	20		90		
time		AN8(P70), AN9(P71),	formulas. (Note 6-2)	3.0 to 5.5	40		90	μs	
Analog input voltage range	VAIN	AN10(XT1), AN11(XT2)		3.0 to 5.5	V _{SS}		V _{DD}	V	
Analog port	IAINH		VAIN=V _{DD}	3.0 to 5.5			1		
input current IAINL		VAIN=V _{SS}	3.0 to 5.5	-1			μΑ		

Conversion time calculation formulas:

12bits AD Converter Mode: TCAD(Conversion time)= $((52/(\text{division ratio})) + 2) \times (1/3) \times \text{tCYC}$ 8bits AD Converter Mode: TCAD(Conversion time)= $((32/(\text{division ratio})) + 2) \times (1/3) \times \text{tCYC}$

External oscillation	Operating supply voltage range	System division ratio	Cycle time	AD division ratio	AD conversion time (TCAD)		
(FmCF)	(VDD)	(SYSDIV)	(tCYC)	(ADDIV)	12bit AD	8bit AD	
CF-12MHz	4.0V to 5.5V	1/1	250ns	1/8	34.8µs	21.5μs	
CF-12IVID2	3.0V to 5.5V	1/1	250ns	1/16	69.5μs	42.8μs	
CF-8MHz	4.0V to 5.5V	1/1	375ns	1/8	52.2μs	32.3μs	
CF-6IVIFIZ	3.0V to 5.5V	1/1	375ns	1/16	104.3μs	64.2μs	
CF-4MHz	3.0V to 5.5V	1/1	750ns	1/8	104.5μs	64.5μs	

Note 6-1: The quantization error ($\pm 1/2$ LSB) must be excluded from the absolute accuracy. The absolute accuracy must be measured in the microcontroller's state in which no I/O operations occur at the pins adjacent to the analog input channel.

Note 6-2: The conversion time refers to the period from the time an instruction for starting a conversion process till the time the conversion results register(s) are loaded with a complete digital conversion value corresponding to the analog input value.

The conversion time is 2 times the normal-time conversion time when:

- The first AD conversion is performed in the 12-bit AD conversion mode after a system reset.
- The first AD conversion is performed after the AD conversion mode is switched from 8-bit to 12-bit conversion mode.

Power-on reset (POR) Characteristics at Ta=-40 to +85°C, VSS1=VSS2=VSS3=0V

						Specific	ation	
Parameter	Symbol	Pin/Remarks	Conditions	Option selected voltage	min	typ	max	unit
POR release	PORR		Select from option.	2.07V	1.95	2.07	2.19	
voltage			(Note 7-1)	2.37V	2.25	2.37	2.49	
				2.87V	2.75	2.87	2.99	V
				4.35V	4.21	4.35	4.49	v
Detection voltage unknown state	POUKS		• See Fig. 7. (Note 7-2)			0.7	0.95	
Power supply rise time	PORIS		Power supply rise time from 0V to 2.0V.				100	ms

Note7-1: The POR release level can be selected out of 4 levels only when the LVD reset function is disabled.

Note7-2: POR is in an unknown state before transistors start operation.

Low voltage detection reset (LVD) Characteristics at Ta=-40 to +85°C, VSS1=VSS2=VSS3=0V

						, 00	00 01	,
						Specific	ation	
Parameter	Symbol	Pin/Remarks	Conditions	Option selected voltage	min.	typ.	max.	unit
LVD reset voltage	LVDET		Select from option.	2.31V	2.21	2.31	2.41	
(Note 8-2)			(Note 8-1)	2.81V	2.71	2.81	2.91	V
			(Note 8-3) • See Fig. 8.	4.28V	4.18	4.28	4.38	
LVD	LVHYS		• See Fig. 6.	2.31V		55		
hysteresys width				2.81V		60		mV
				4.28V		65		
Detection voltage	LVUKS		• See Fig. 8.					
unknown state			(Note 8-4)			0.7	0.95	V
Low voltage dtection minimum width (Reply sensitivity)	TLVDW		• See Fig. 9.		0.2			ms

Note8-1: The LVD reset level can be selected out of 3 levels only when the LVD reset function is enabled.

Note8-2: LVD reset voltage specification values do not include hysteresis voltage.

Note8-3: LVD reset voltage may exceed its specification values when port output state changes and/or when a large current flows through port.

Note8-4: LVD is in an unknown state before transistors start operation.

Consumption Current Characteristics at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Parameter	Symbol	Pin/	Conditions	1		Specific	cation	
1 arameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Normal mode consumption current	IDDOP(1)	V _{DD} 1 =V _{DD} 2 =V _{DD} 3	FmCF=12MHz ceramic oscillation mode FmX'tal=32.768kHz crystal oscillation mode System clock set to 12MHz side	4.5 to 5.5		8.5	23	
(Note 9-1)	IDDOP(2)		Internal RC oscillation stopped. Frequency variable RC oscillation stopped. 1/1 frequency division ratio	3.0 to 3.6		4.8	13	
	IDDOP(3)		FmCF=8MHz ceramic oscillation mode FmX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		6.9	19	
	IDDOP(4)		System clock set to 8MHz side Internal RC oscillation stopped.	3.0 to 3.6		3.9	11	
	IDDOP(5)		Frequency variable RC oscillation stopped. 1/1 frequency division ratio	2.5 to 3.0		3.1	8.8	
	IDDOP(6)		FmCF=4MHz ceramic oscillation mode FmX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		2.4	6.6	
	IDDOP(7)		System clock set to 4MHz side Internal RC oscillation stopped.	3.0 to 3.6		1.3	3.5	
	IDDOP(8)		Frequency variable RC oscillation stopped. 1/2 frequency division ratio	2.2 to 3.0		1.1	3.2	mA
	IDDOP(9)		FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		0.7	3.3	
	IDDOP(10)		System clock set to internal RC oscillation	3.0 to 3.6		0.4	1.9	
	IDDOP(11)		FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz crystal oscillation mode Internal RC oscillation stopped. System clock set to 10MHz wifh frequency variable RC oscillation 1/1 frequency division ratio FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz crystal oscillation mode Internal RC oscillation stopped.	2.2 to 3.0		0.3	1.5	
	IDDOP(12)			4.5 to 5.5		7.8	21	
	IDDOP(13)			3.0 to 3.6		4.5	12	
	IDDOP(14)			4.5 to 5.5		3.6	10	
	IDDOP(15)			3.0 to 3.6		2.8	7.7	
	IDDOP(16)		variable RC oscillation • 1/1 frequency division ratio	2.2 to 3.0		1.8	5.5	
	IDDOP(17)		FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		35	120	
	IDDOP(18)		System clock set to 32.768kHz side Internal RC oscillation stopped.	3.0 to 3.6		18	72	μΑ
	IDDOP(19)		Frequency variable RC oscillation stopped.1/2 frequency division ratio	2.2 to 3.0		13	53	
HALT mode consumption current	IDDHALT(1)		HALT mode FmCF=12MHz ceramic oscillation mode FmX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		3.8	9.2	
(Note 9-1)	IDDHALT(2)		FmX'tal=32.768kHz crystal oscillation mode System clock set to 12MHz side Internal RC oscillation stopped. Frequency variable RC oscillation stopped. 1/1 frequency division ratio HALT mode FmCF=8MHz ceramic oscillation mode FmX'tal=32.768kHz crystal oscillation mode System clock set to 8MHz side 3.0 to	3.0 to 3.6		2.0	5.0	
	IDDHALT(3)			4.5 to 5.5		2.8	7.7	mA
	IDDHALT(4)			3.0 to 3.6		1.4	3.9	
	IDDHALT(5)	1	Internal RC oscillation stopped. Frequency variable RC oscillation stopped. 1/1 frequency division ratio	2.5 to 3.0		1.1	3.1	

Note 9-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Pin/	Conditions			Specific	cation	1
	- Cy20.	Remarks	00.10.110.110	V _{DD} [V]	min	typ	max	unit
HALT mode consumption	IDDHALT(6)	V _{DD} 1 =V _{DD} 2	HALT mode FmCF=4MHz ceramic oscillation mode	4.5 to 5.5		1.2	3.3	
current (Note 9-1)	IDDHALT(7)	=V _{DD} 3	FmX'tal=32.768kHz crystal oscillation mode System clock set to 4MHz side Internal RC oscillation stopped.	3.0 to 3.6		0.6	1.7	
	IDDHALT(8)		Frequency variable RC oscillation stopped. 1/2 frequency division ratio	2.2 to 3.0		0.4	1.2	
	IDDHALT(9)		HALT mode FmCF=0Hz (oscillation stopped)	4.5 to 5.5		0.40	1.89	
	IDDHALT(10)		FmX'tal=32.768kHz crystal oscillation mode System clock set to internal RC oscillation	3.0 to 3.6		0.20	0.83	
	IDDHALT(11)		Frequency variable RC oscillation stopped. 1/2 frequency division ratio	2.2 to 3.0		0.15	0.69	
	IDDHALT(12)		HALT mode FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		3.3	9.0	mA
	IDDHALT(13)		Internal RC oscillation stopped. System clock set to 10MHz wifh frequency variable RC oscillation 1/1 frequency division ratio	3.0 to 3.6		1.6	4.4	
	IDDHALT(14)		HALT mode FmCF=0Hz (oscillation stopped)	4.5 to 5.5		1.7	4.6	
	IDDHALT(15)		FmX'tal=32.768kHz crystal oscillation mode Internal RC oscillation stopped. Contact leads to AMI by the formula in the second stopped.	3.0 to 3.6		0.8	2.2	
	IDDHALT(16)		System clock set to 4MHz wifh frequency variable RC oscillation 1/1 frequency division ratio	2.2 to 3.0		0.6	1.7	
	IDDHALT(17)		HALT mode FmCF=0Hz (oscillation stopped)	4.5 to 5.5		22	82	
	IDDHALT(18)		FmX'tal=32.768kHz crystal oscillation mode System clock set to 32.768kHz side Internal RC oscillation stopped.	3.0 to 3.6		9	33	μΑ
	IDDHALT(19)		Frequency variable RC oscillation stopped. 1/2 frequency division ratio	2.2 to 3.0		6	26	
HOLD mode	IDDHOLD(1)	V _{DD} 1	HOLD mode	4.5 to 5.5		0.05	22	
consumption	IDDHOLD(2)		• CF1=VDD or open	3.0 to 3.6		0.03	13	ĺ
current	IDDHOLD(3)		(External clock mode)	2.2 to 3.0		0.02	9	ĺ
	IDDHOLD(4)		• HOLD mode	4.5 to 5.5		3.5	25	1
	IDDHOLD(5)		• CF1=V _{DD} or open	3.0 to 3.6	_	2.2	15	μА
	IDDHOLD(6)		(External clock mode) • LVD option selected	2.2 to 3.0		2.0	10	μΑ
Timer HOLD	IDDHOLD(7)	V _{DD} 1	Timer HOLD mode	4.5 to 5.5		19	65	İ
mode	IDDHOLD(8)		• CF1=V _{DD} or open	3.0 to 3.6		7.0	31	ĺ
consumption current	IDDHOLD(9)	1	(External clock mode) • FmX'tal=32.768kHz crystal oscillation mode	2.2 to 3.0		4.5	17	

Note 9-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

F-ROM Programming Characteristics at $Ta = +10^{\circ}C$ to $+55^{\circ}C$, $V_SS1 = V_SS2 = V_SS3 = 0V$

	<u> </u>	<u> </u>		,	- 00 -	. ממ .	. 00-	
Parameter	Cumbal	Pin/Remarks	Conditions		Specification			
Parameter	Symbol	1 III/I CEITIAINS	Conditions	V _{DD} [V]	min	typ	max	unit
Onboard programming current	IDDFW(1)	V _{DD} 1	128-byte programming Erasing current included	3.0 to 5.5		5	10	mA
Programming	tFW(1)		Erasing time	3.0 to 5.5		20	30	ms
time			Programming time	3.0 10 3.3		40	60	μs

UART (Full Duplex) Operating Conditions at Ta = -40 to +85°C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$


Parameter	Symbol	Pin/Remarks	O and distance		Specification				
			Conditions	V _{DD} [V]	min	typ	max	unit	
Transfer ate	UBR	UTX(S0), URX(S1)		2.2 to 5.5	16/3		8192/3	tCYC	

Data length: 7/8/9 bits (LSB first)


Stop bits: 1 bit (2-bit in continuous data transmission)

Parity bits: None

Example of 8-bit Data Transmission Mode Processing (Transmit Data=55H)



Example of 8-bit Data Reception Mode Processing (Receive Data=55H)



Characteristics of a Sample Main System Clock Oscillation Circuit

Given below are the characteristics of a sample main system clock oscillation circuit that are measured using a SANYO-designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 1 Characteristics of a Sample Main System Clock Oscillator Circuit with a Ceramic Oscillator

Nominal Frequency	Vendor Name	Oscillator Name	Circuit Constant				Operating Voltage	•		D
			C1	C2	Rf1	Rd1	Range [V]	typ	max	Remarks
			[pF]	[pF]	[Ω]	[Ω]	[v]	[ms]	[ms]	
12MHz	MURATA	CSTCE12M0G52-R0	(10)	(10)	Open	470	3.0 to 5.5	0.05	0.15	Internal C1, C2
OMI I-	MURATA	CSTCE8M00G52-R0	(10)	(10)	Open	2.2k	2.7 to 5.5	0.05	0.15	Internal C1, C2
8MHz		CSTLS8M00G53-B0	(15)	(15)	Open	680	2.5 to 5.5	0.05	0.15	
48411-	MURATA -	CSTCR4M00G53-R0	(15)	(15)	Open	3.3k	2.2 to 5.5	0.05	0.15	Internal C1, C2
4MHz		CSTLS4M00G53-B0	(15)	(15)	Open	3.3k	2.2 to 5.5	0.05	0.15	

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after V_{DD} goes above the operating voltage lower limit (see Figure 4).

Characteristics of a Sample Subsystem Clock Oscillator Circuit

Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using a SANYO-designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 2 Characteristics of a Sample Subsystem Clock Oscillator Circuit with a Crystal Oscillator

Nominal Frequency	Vendor Name	Oscillator Name	Circuit Constant				Operating	Oscillation Stabilization Time			
			C3 [pF]	C4 [pF]	Rf2 [Ω]	Rd2 [Ω]	Voltage Range [V]	typ [s]	max [s]	Remarks	
	32.768kHz	EPSON TOYOKOMU	MC-306	18	18	Open	560	2.2 to 5.5	1.4	3.0	Applicable CL value= 12.5pF

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after the instruction for starting the subclock oscillation circuit is executed and to the time interval that is required for the oscillation to get stabilized after the HOLD mode is reset (see Figure 4).

Note: The components that are involved in oscillation should be placed as close to the IC and to one another as possible because they are vulnerable to the influences of the circuit pattern.





Figure 1 CF Oscillator Circuit


Figure 2 XT Oscillator Circuit



Figure 3 AC Timing Measurement Point




Reset Time and Oscillation Stabilization Time



HOLD Reset Signal and Oscillation Stabilization Time

Figure 4 Oscillation Stabilization Times



Note:

External circuits for reset may vary depending on the usage of POR and LVD. Please refer to the user's manual for more information.

Figure 5 Reset Circuit




Figure 6 Serial I/O Waveforms




Figure 7 Pulse Input Timing Signal Waveform




Figure 8 LCD Bias Resistors




Figure 9 Waveform observed when only POR is used (LVD not used) (RESET pin: Pull-up resistor RRES only)

- ullet The POR function generates a reset only when power is turned on starting at the V_{SS} level.
- No stable reset will be generated if power is turned on again when the power level does not go down to the VSS level as shown in (a). If such a case is anticipated, use the LVD function together with the POR function or implement an external reset circuit.
- A reset is generated only when the power level goes down to the V_{SS} level as shown in (b) and power is turned on again after this condition continues for $100\mu s$ or longer.




Figure 10 Waveform observed when both POR and LVD functions are used (RESET pin: Pull-up resistor R_{RES} only)

- Resets are generated both when power is turned on and when the power level lowers.
- A hysteresis width (LVHYS) is provided to prevent the repetitions of reset release and entry cycles near the detection level.




Figure 11 Low voltage detection minimum width (Example of momentary power loss/Voltage variation waveform)

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above

This catalog provides information as of May, 2007. Specifications and information herein are subject to change without notice.